


The Mars 2020 Lander Vision System: Architecture and I&T results

IPPW 2017

J. Montgomery, H. Ansari, C. Bergh, J. Chang, Y. Cheng, S. Mohan, S. Schroeder, A. Stehura, N. Trawny, N. Villaume, J. Zheng, A. Johnson

June 15, 2017





Mars 2020 Project

Terrain Relative Navigation




TRN enables access to hazardous landing sites





Lander Vision System (LVS) Overview






Vision Compute Element (VCE)




RAD750 Processor (3U) 132Mz Version

CEPCU1 power card (6U)

High Heritage



6U cPCI chassis and backplane




New Computer Vision Accelerator Card (CVAC) (6U)



The Vision Compute Element (VCE) is a 3 slot 6U processor with a RAD750 general purpose processor, a power conditioning card (CEPCU1) and a new Virtex5 enabled Computer Vision Accelerator Card (CVAC).

Lander Vision System Camera (LCAM)


Parameter	Value
Detector Type	Global Shutter and Grayscale
Number of Pixels	1024 x 1024
Field of View	90°x 90°
SNR	80 at half full-well depth
Exposure Time	~1ms
Latency	~100ms



- LCAM must take crisp images under high attitude rates and velocities
 - Requires global shutter with short exposure time
- LCAM must provide images to VCE quickly to meet LVS image processing requirements
 - Requires low image latency
- LCAM must provide images that ensure enough landmarks are matched per image
 - Requires large FOV to image significant map area even when camera pointed up to 45° off-nadir
- LCAM must provide high quality information across each landmark for accurate and robust landmark matching
 - Requires detector with large number of pixels and high image SNR


LVS Data Flow & Processing





LVS Integration & Test Flow





VCE I&T Status



Breadboard

- I&T complete
 - Initial testbed to develop test procedures and checkout CVAC design
 - Demonstrated that CVAC design is fundamentally sound

EDU

- I&T in progress
 - Completed majority of preliminary CVAC interface and functional tests
 - Detailed interface and functional tests continuing






VCEFSWE I&T Status



- Developed prototype that can execute end-to-end MRL sequence using VP functions on the VCE breadboard and EDU
 - Used canned input data for DIMU, LCAM and 1553 RT
 - Exercised coarse and fine mode IP functions in the VP FPGA
- Timing information provided key insights into improvements needed in the VP FPGA

- VCE CVAC Breadboard testbed
- No GSE sensor input supported



Key Upcoming LVS Milestones




- 2017
 - Continued LVS development activities; VCE, LCAM, VCEFSWE
- Q2 2018
 - EM VCE, EM DIMU, EM LCAM, VCEFSWE 2.0 delivered to LVS team
 - EM LVS I&T
- Q3 2018
 - EM LVS V&V
 - FM VCE, FM DIMU, FM LCAM, VCEFSWE 3.0 delivered to LVS team
 - FM LVS I&T/V&V
- Q4 2018
 - FM LVS delivered to ATLO

BACKUP


VCEFSWE and MRL Algorithms Data Flow





LVS I&T/V&V Venue Overview





Key Acronyms



•	ATLO BB	assembly, test, launch operations breadboard	•	GSE HK	ground support equipment housekeeping (RTAX 2000) FPGA)
•	BIT	built-in test	•	I&T	integration and test
•	CEPCU	compute element power	•	IP	image processing
	0) // 0	conditioning unit	•	LCAM	LVS camera
•	CVAC	computer vision accelerator card	•	LVS	lander vision system
	DIMU	descent inertial measuremen	• +	LVSS	LVS simulation
•	טוויוט	unit	•	LVSTB	LVS test bed
•	EDL	entry, descent, and landing	•	MRL	map relative localization
•	EDU	engineering development uni	t •	RCE	rover compute element
•	EM	engineering model	•	RT	remote terminal
•	EMC	electromagnetic compatibility	•	SNR	signal to noise ratio
•	EMI	electromagnetic interference	•	VCE	vision compute element
•	FM	flight model	•	VCEFSW	VCE flight software
•	FOV	field of view	•	VP	vision processor (Virtex 5) FPGA
•	FPGA	field programmable gate array	•	V&V	verification and validation
•	GNC	guidance, navigation and control			

Terminology

TRN

HK

VP-E

- TRN = Terrain Relative Navigation
 - All the new development to avoid known hazards in the landing ellipse
- STS = Safe Target Selection
 - Picks the safe landing site between a-priori hazards based on the position provided by LVS
- LVS = Lander Vision System
 - The system that performs Map Relative Localization
- MRL = Map Relative Localization
 - The algorithms that compute position relative to a map

STS LVS — The algorithm

MRL VCE VCEFSWE LCAM

RAD750 CVAC CEPCU1 • VCE = Vision (

- VCE = Vision Compute Element
 - The LVS processor containing three cards
- RAD750 = processor card
- CVAC = Computer Vision Accelerator Card
 - HK = Housekeeping FPGA on CVAC
 - VP-E = re-programmable Virtex5 FPGA on CVAC with sensor interfaces and image processing
- CEPCU1 = power conditioning card
- VCEFSWE = VCE Flight Software for EDL
- LCAM = LVS Camera, procured from MSSS